In this paper, it is shown that densely packed multi-wire transistors with a planar gate structure have advantages over planar SOI devices in terms of both cut-off characteristics and current drivability and that a low-k buried insulator enhances the advantages.
Introduction
The trend toward miniaturization has resulted in thinning of gate dielectrics. According to the ITRS, the equivalent oxide thickness (EOT) should be less than 1 nm within a few years. In order to avoid a drastic leakage current increase in such thin SiO2 gate dielectrics while suppressing short-channel effects (SCE), high-k gate dielectrics and 3-dimensional structures, such as wire transistors, are being investigated intensively [1, 2] . Although wire transistors are effective for the suppression of SCE, it is indispensable to fabricate high-density wires in order to increase current drivability per unit width of a device. In the case of wire transistors with wire-to-wire distances shorter than twice physical thickness (TPH) of gate insulators, it is impossible to fabricate a gate electrode between wires. Furthermore, in the case of devices with a high-k gate dielectric, the situation is even worse, since their TPH is much thicker than EOT. It is foreseen that electrical characteristics are degraded in wire transistors with a planar gate configuration. In this study, we quantitatively investigated wire transistors with tri-and single-gate configurations from the viewpoints of cutoff characteristics and current drivability, comparing with those of planar SOI devices. The effect of lowering a dielectric constant (εins) in the buried insulator was also examined.
Model in Simulation
ID-VG characteristics at 300K were simulated at VD of 1.0 V for nMISFETs having various channel lengths (LCH) and 5 types of cross-sectional structures normal to the channel length (Fig. 1 ). Here, W, H, and D are a width, height, and distance of a channel region, respectively, and they are variables. We used an in-house 3-dimensional device simulator, DIAMOND [3] . <100> channels in (100) surfaces were assumed. The impurity concentration in the channel region and source/drain were 1x10 16 and 1x10 21 cm -3 , respectively. A εins and a TPH of a gate dielectric were assumed to be 19.5 and 5 nm, respectively, i.e., EOT = 1 nm. A metallic gate electrode with an effective work function of 4.2 eV was assumed. Both an overlap length between the gate electrode and the source/drain and a distance between the gate electrode and metallic source/drain electrodes were set to be 5 nm. The passivation layer was assumed to be SiO2 (k = 3.9). VTH adjustment was not carried out in this study.
Results and Discussion
In the case of Type II devices, VTH roll-off is much larger than that of Type I devices and it is well recovered in Type III devices. It should be noted that VTH roll-off is much smaller than that of planar SOI devices even in the case of Type II devices (Fig. 2) . In this study, ID is normalized by a device width, i.e., W + D (Wdev). The recovery of VTH roll-off characteristics is induced by the fact that a capacitive coupling between a channel region and a drain due to lines of electric force (LEF) through a buried insulator is suppressed. Besides this effect, a capacitive coupling between a gate electrode and a channel region is larger in the Type III devices than in the Type II devices because the equipotential curves are more warped, i.e., LEF from a gate electrode are more bent to a channel region (Fig. 3) . This phenomenon can be understood in terms of a refraction of LEF at an interface between 2 materials having different εins, which implies that LEF are more bent to a channel region as a εins of a buried insulator decreases. The advantage of wire transistors over planar SOI devices can be understood in terms of a larger capacitive coupling between a gate electrode and a channel region due to a capacitive coupling between a gate electrode and sidewalls of a channel region.
Dependences of VTH roll-off (∆VTH) of Type III devices on W, H, and D were studied and compared with that of planar SOI devices. Firstly, ∆VTH increases as W increases because a ratio of H to an effective channel width, i.e., W + 2 x H (Weff), decreases as W increases, resulting in a decrease in a capacitive coupling between a gate electrode and a channel region (Fig. 4) . Secondly, ∆VTH increases as H increases because of a decrease in the capacitive coupling due to an increase in a distance between a lower part of a channel region and a gate electrode (Fig. 5) . Finally, ∆VTH decreases as D increases because of an increase in the number of LEF from a gate electrode to a channel region, resulting in an increase in the capacitive coupling (Fig. 6) .
Influences of a εins of a buried insulator on current drivability were studied. Here, dependences of ID on VG -VTH are compared, since VTH depends on the εins. Lowering the εins improves current drivability because a decrease in a εins of a buried insulator increases a capacitive coupling between a gate electrode and a channel region (Fig. 7) . Dependences of ID of Type III devices on W, H, and D were studied and compared with that of a planar SOI device. Firstly, ID decreases as W increases and converges to that of a planar SOI device because a capacitive coupling between a gate electrode and a channel region decreases as W increases due to a decrease in a ratio of H to Weff (Fig. 8) . Secondly, ID decreases as H increases due to a degradation of subthreshold characteristics (Fig. 9 and an inset to it). Finally, ID decreases as D increases because a ratio of Weff to Wdev decreases (Fig. 10) . The higher ID of wire transistors than that of the planar SOI device can be understood in terms of higher effective carrier concentration normalized by Wdev (Neff) in wire transistors because of carriers induced on sidewalls (Fig.  11) .
Combining the above results, it is found that a wire transistor with a narrow W, a low H, and a short D can realize both high current drivability and suppressed VTH roll-off (Fig. 12) .
Summary and Conclusion
It has been shown that densely packed multi-wire transistors with a planar gate structure have advantages over planar SOI devices in terms of both 
